Lattice Semiconductor today introduced the CrossLinkPlus FPGA family for MIPI D-PHY based embedded vision systems. CrossLinkPlus devices are low power FPGAs featuring integrated flash memory, a hardened MIPI D-PHY and high-speed I/Os for instant-on panel display performance, and flexible on-device programming capabilities. Additionally, Lattice provides ready-to-use IPs and reference designs to accelerate implementation of enhanced sensor and display bridging, aggregation, and splitting functionality, a common requirement for industrial, automotive, computing, and consumer applications.
Key features of the CrossLinkPlus family of FPGAs include:
· On-device reprogrammable flash memory to enable instant-on (<10 ms)
· Hardened, pre-verified MIPI D-PHY interface supporting speeds up to 6 Gbps per port
· Broad support for high-speed I/O interfaces such as LVDS, SLVS and subLVDS
· Comprehensive IP library, including MIPI CSI-2, MIPI DSI, OpenLDI transmitters and receivers. These IPs are compatible with other Lattice FPGAs for easy design portability.
· Fully compatible with the Lattice Diamond design software tool flow, from synthesis and design capture, through to implementation, verification, and programming
· Power consumption as low as 300 µW (standby) or 5 mW (operating)
“The use of MIPI D-PHY in applications ranging from industrial control equipment displays to AI security cameras is booming, as OEMs look to capitalise on the economies of scale driven by the MIPI ecosystem,” said Peiju Chiang, product marketing manager, Lattice Semiconductor: “Lattice’s new CrossLinkPlus FPGAs combine the flexible programmability and speedy parallel processing of FPGAs with vision-specific hardware, software, pre-verified IPs and reference designs. This lets OEMs devote more time to building innovative applications and less time enabling standard functions that don’t offer any competitive differentiation.”
For more information, click here.
